


<b>Name:</b> <b>Enrolment No:</b>							
<p style="text-align: center;"><b>UPES</b>  <b>End Semester Examination, May 2025</b></p>							
<b>Course:</b> <b>Program:</b> <b>Course Code:</b>		<b>Semester:</b> <b>Time : 03 hrs.</b> <b>Max. Marks: 100</b>					
<b>Instructions:</b>							
<p style="text-align: center;"><b>SECTION A</b>  <b>(5Qx4M=20Marks)</b></p>							
S. No.		Marks	CO				
Q 1	Perform the following conversions <table border="1" style="width: 100%;"> <tr> <td>a) Convert 50 to binary representation</td> <td>b) Convert <math>(101011)_2</math> to decimal</td> </tr> <tr> <td>c) 0xFFE to decimal</td> <td>d) 34 to -34 using 2's complement</td> </tr> </table>	a) Convert 50 to binary representation	b) Convert $(101011)_2$ to decimal	c) 0xFFE to decimal	d) 34 to -34 using 2's complement		CO1
a) Convert 50 to binary representation	b) Convert $(101011)_2$ to decimal						
c) 0xFFE to decimal	d) 34 to -34 using 2's complement						
Q2	What is addressing mode and list different types of addressing modes		CO4				
Q3	What is a hardwired control unit, its working principle and the different advantages and disadvantages		CO3				
Q4	Showcase your understanding of the memory hierarchy using the memory hierarchy diagram		CO4				
Q5	An I/O interface has the following status register format: <ul style="list-style-type: none"> <li>• Bit 0 represents if the device is ready or not (1 means it is ready)</li> <li>• Bit 1 represents if there is any error (1 means there is an error)</li> <li>• Bit 2 represents the flow of data direction (1 means it is in input mode)</li> <li>• Bits 3 to 7 are reserved</li> </ul> Interpret the status register value 0x02		CO3, CO4				
<p style="text-align: center;"><b>SECTION B</b>  <b>(4Qx10M= 40 Marks)</b></p>							
Q6	Discuss about the Flynn's taxonomy with a diagram and identify the following systems according to the Flynn's taxonomy with proper reasoning A traditional single core CPU <ul style="list-style-type: none"> <li>• A GPU processing an Image</li> <li>• A cluster of computers solving different parts of the same problem</li> <li>• A fault-tolerant system with redundant processing</li> </ul>		CO4				

Q7	Discuss the three types of data transfer methods the CPU communicates with I/O devices		<b>CO4</b>																
Q8	List down the stages in a four-stage pipeline and explain using the pipeline diagram		<b>CO5</b>																
Q9	<p>Explain the RISC and CISC architectures and draw comparison between them in a tabular format</p> <p style="text-align: center;"><b>(Or)</b></p> <p>Explain about three address, two address, one address and zero address instruction formats and provide the code for each using the example problem <math>(A + B) * (C - D)</math></p>		<b>CO2, CO3</b>																
<b>SECTION-C</b> <b>(2Qx20M=40 Marks)</b>																			
Q9	<p>Discuss the different types of cache memory principles along with their respective diagrams</p> <p style="text-align: center;"><b>(Or)</b></p> <p>Discuss about Hardwired Control Unit, Microprogrammed Control Unit and their working principles. Finally, draw a comparison between these two.</p>		<b>CO1, CO4, CO5</b>																
Q10	<p>Solve all of the following problems</p> <ul style="list-style-type: none"> <li>A System with three interrupt sources has the following characteristics</li> </ul> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Device</th><th>Priority</th><th>ISR Time</th><th>Frequency</th></tr> </thead> <tbody> <tr> <td>Disk</td><td>High</td><td>50 <math>\mu</math>s</td><td>100/sec</td></tr> <tr> <td>Network</td><td>Medium</td><td>30 <math>\mu</math>s</td><td>200 /sec</td></tr> <tr> <td>Keyboard</td><td>Low</td><td>10 <math>\mu</math>s</td><td>500 /sec</td></tr> </tbody> </table> <p>Calculate the percentage of CPU time spent handling interrupts</p> <ul style="list-style-type: none"> <li>Analyze the following code for pipeline hazards and propose solutions and ensure to include an optimized pipeline diagram:</li> </ul> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>LOAD R1 , A // <i>Load A i n t o R1</i></p> <p>ADD R2 , R1 , 5 // <i>Add 5 to R1 , s t o r e i n R2</i></p> <p>MUL R3 , R2 , R2 // <i>Square R2 , s t o r e i n R3</i></p> <p>BRZ R3 , Label // <i>Branch i f R3 i s zero</i></p> <p>Assumptions are:</p> <ul style="list-style-type: none"> <li>5-stage RISC pipeline (IF, ID, EX, MEM, WB)</li> <li>No forwarding/bypassing initially</li> <li>Separate memory access unit</li> </ul> </div>	Device	Priority	ISR Time	Frequency	Disk	High	50 $\mu$ s	100/sec	Network	Medium	30 $\mu$ s	200 /sec	Keyboard	Low	10 $\mu$ s	500 /sec		<b>CO4, CO5</b>
Device	Priority	ISR Time	Frequency																
Disk	High	50 $\mu$ s	100/sec																
Network	Medium	30 $\mu$ s	200 /sec																
Keyboard	Low	10 $\mu$ s	500 /sec																