Enrolment No:



UPES

End Semester Examination, May 2025

Course:	Semester:		
Program:	Time : 03 hrs.		
Course Code	Max. Marks: 100		

Instructions:

SECTION A (5Qx4M=20Marks)

S. No.		Marks	CO
Q 1	Perform the following conversions a) Convert 50 to binary b) Convert (101011) ₂ to decimal c) 0xFFE to decimal d) 34 to -34 using 2's complement		CO1
Q2	What is addressing mode and list different types of addressing modes		CO4
Q3	What is a hardwired control unit, its working principle and the different advantages and disadvantages		CO3
Q4	Showcase your understanding of the memory hierarchy using the memory hierarchy diagram		CO4
Q5	 An I/O interface has the following status register format: Bit 0 represents if the device is ready or not (1 means it is ready) Bit 1 represents if there is any error (1 means there is an error) Bit 2 represents the flow of data direction (1 means it is in input mode) Bits 3 to 7 are reserved Interpret the status register value 0x02 		CO3, CO4
	SECTION B		
Q6	(4Qx10M= 40 Marks) Discuss about the Flynn's taxonomy with a diagram and identify the following systems according to the Flynn's taxonomy with proper reasoning A traditional single core CPU A GPU processing an Image A cluster of computers solving different parts of the same problem A fault-tolerant system with redundant processing		CO4

Q7	Discuss the three types of data transfer methods the CPU communicates with I/O devices				CO4	
Q8	List down the s	CO5				
Q9	Explain the RIS between them i Explain about t instruction for problem (A + I	CO2, CO3				
			SECTION- (2Qx20M=40 M			
Q9	Discuss the different types of cache memory principles along with their respective diagrams (Or) Discuss about Hardwired Control Unit, Microprogrammed Control Unit and their working principles. Finally, draw a comparison between these two.					
	Solve all of the • A System character Device					
	Disk	High	50 μs	100/sec		
	Network Keyboard	Medium Low	$\frac{30 \mu s}{10 \mu s}$	200 /sec 500 /sec		
	• Analyze solution LOAD R1, A ADD R2, R1 MUL R3, R2 BRZ R3, Lab Assumptions • 5-stag • No for	e the following as and ensure to it // Load A i n t o , 5 // Add 5 to R , R2 // Square R pel // Branch i f R are:	nclude an optimize RI 1, storein R2 2, storein R3 3 is zero IF, ID, EX, MEM ng initially	hazards and propose ed pipeline diagram:	CO4, CO5	